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Abstract 
In this paper an overview on the main issues in analog IC 
design in scaled CMOS technology is presented. Decreasing 
the length of MOS channel and the gate oxide has led to 
undoubted advantages in terms of chip area, speed and power 
consumption (mainly exploited in the digital parts). Besides, 
some drawbacks are introduced in term of power leakage and 
reliability. Moreover, the scaled technology lower supply 
voltage requirement has led analog designers to find new 
circuital solution to guarantee the required performance. 
I. INTRODUCTION 
The development of silicon technology has been, and will 
continue to be, driven by system needs. The continuous and 
systematic increase in transistor density and performance, 
guided by CMOS scaling theory and described in “Moore’s 
Law” ([1], [2]), has been a highly successful process for the 
development of silicon technology for the past 40 years.  
Technological scaling-down sustains System-on-Chip (SoC) 
trend because it gives low cost and low power devices, 
suitable to operate at higher frequencies ([2]). Fig. 1 shows 
that standard supply voltage (VDD) of the analog devices 
embedded in deep sub-1!m CMOS technologies decreases 
with the transistor channel length. Low voltage supply is a 
necessity in scaled technologies. In fact electromigration 
process, leakage currents (IOFF) and the breakdown events ([3], 
[4]) are related with the intensity of the inside-silicon electric 
fields. Thus low VDD bounds these physical 2nd-order effects, 
which affect the reliability and the robustness of the 
microelectronics circuits. 
 
Fig. 1 - Analog supply voltage and MOS VTH versus CMOS minimum 
channel [6] 
Despite that, Fig. 2 shows the intensity of the power-down 
currents increases with the technological scaling-down. Large 
IOFF can be detrimental for portable and not telecom devices, 
which are in power off for the most of time. One of the 
possible approaches in order to break the IOFF currents 
increasing is to invert the scaling-down process of the CMOS 
transistors threshold voltage VTH. Fig. 1 shows also that the 
VTH threshold voltage approaches the VDD, inverting the 
decreasing trend of the last years ([5]) (e.g. in 65nm CMOS). 
From the analog circuits point of view, (VDD–VTH) decrease 
leads to operating point issues and dynamic range reduction, 
so that novel design solutions are needed.  
The paper is organized as follows. Section II introduces an 
overview of main issues in scaled CMOS technology at 
transistor level. In Section III three analog circuit designs (a 
bootstrapped S&H, a multistage compensated opamp and an 
Active Gm-RC filter) at low voltage are presented. 
 
Fig. 2 - Ioff current versus CMOS Lmin technology [7]. 
II. CMOS TECHNOLOGY MAIN TRENDS 
The evolution of the analog performance of MOS devices 
through technology scaling can be seen in Table I ([6]) for the 
most important parameters. The influence of these and other 
effects will be discussed in the next sections. 
Table I – MOS DEVICE PARAMETER TRENDS 
 
A. Power Reduction 
In digital CMOS circuits, the power consumption is mainly 
due to three current components: (i) the leakage current due to 
the reverse biased diodes formed between the substrate, the 
well, and the source and drain diffusion regions of the 
transistors, (ii) the short circuit current due to the presence of 
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current carrying path from the supply voltage to ground when 
certain PMOS and NMOS transistors are simultaneously ON 
for a short period due the signal transitions at the input to the 
logic gates, and (iii) switching current due to charging and 
discharging of the load capacitance. Among the three sources 
of power dissipation, the last component is by far the most 
dominant. Ignoring the internal capacitances of logic gates, 
the average power consumption for a logic gate due to 
charging and discharging of load capacitance C is given by: 
Eq. 1 






 is the supply voltage, and f is the operation 
frequency. From Eq. 1, the power consumption in digital 
circuits is reduced in scaled technology. 
In analog circuits, the performances are often limited by the 
thermal noise (this is the case, for instance, of an acquisition 
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As a consequence, for a given DR, VDD reduction, as 
required by technology scaling, brings an increase of analog 
power consumption. This result is the opposite than that for 
digital circuits. Thus, the technology scaling results 
detrimental for analog circuits design. 
B.  (VDD–VTH) Reduction 
Technology scaling forces a reduction of both VDD (as seen 
before) and VTH. However VTH scales faster that VDD, and this 
reduces node by node the distance (VDD–VTH). From an 
intuitive point of view, the distance  (VDD–VTH) represents the 
“free” voltage space for analog design. The reduction of this 
space in scaled technologies makes critical the analog block 
design. 
Considering, for instance, the analog switch realized with a 
pass-gate, as shown in Fig. 3, it can process a rail-to rail input 
signal only with a minimum VDD_min given by: 
Eq. 5 
OVTHDD
VVV 22min_ +> . 
It gives that VDD_min is technology dependent. Fig. 4 shows 
VDD margin tapering with scaling technology till 22nm node 
where analog switch won’t be possible anymore. 
 
Fig. 3 – Pass-gate functionality 
 
Fig. 4 - VDD margin reduction for different technology nodes 
C. 
TH
V  variations 
(VDD–VTH) reductions are critical for analog design. This 
occurs for the technology scaling and, for a given technology 
node, also for the analog design choices. In fact VTH depends 
on several effects. Among them the most important ones are: 
technology variations: process, supply voltage (VTH does not 
depends strongly on VDD) and temperature (PVT) variation; 
analog design choices: device mismatch, short and narrow 
channel effects; 
layout choice: STI effects; 
1) PVT Variation 
For a 65nm technology, VTH variations due to PVT 
variations can be very large.  
Table II – VTH VARIATION AT CORNER SIMULATIONS  
 
 
For instance Table II gives the operating parameters for a 
NMOS device (W=650nm, L=65nm, VGS=730mV, VDD=1.2). 
The nominal value of VTH (nominal case & 27°C) is 547mV. 
This value would change with PVT from 425mV to 646mV, 
i.e. ±110mV, a large amount. Considering, for instance, the 
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design of the cascode current mirror of Fig. 6, the minimum 
supply voltage required for this block operation would be 
larger, for all the worst-cases than the maximum VDD allowed 
by the 65nm technology (1.2V).  
Eq. 6 VDDmin_Cascode > Vsat+2·VGS > 2·VTH >1.2V 
 
Fig. 5 - Cascode current mirror 
 
This simple example shows how one of the most popular 
building blocks has to be reconsidered in scaled technologies.  
2)  Analog design choices 
VTH value is affected also by statistical variation around its 
actual value. Mismatch observations based on transistor pairs 
can be described as well with a normal distribution with mean 
! and standard deviation  
Eq. 7 
  
!"VT = AVT / W #L  
where AVT  is a technology conversion constant (in mV·!m).  
The usual rule-of-thumb for AVT vs. technology node is  
Eq. 8 AVT ! !· Tox 
i.e. “1mV·µm x nm Tox”, where Tox is the MOS oxide 
thickness. This means that for the same device area (W·L) 
scaled technology features a better matching. Thus, all these 
circuits whose power consumption is limited by the device 
matching (for instance flash ADC, or multipath/multichannel 
analog systems) can exploit the improved scaled technologies 
where the analog designer achieves the same matching 
performance with lower device size.  
The VTH value is also affected by the device size, due to the 
edge phenomena (for short and narrow channel cases) that are 
typically negligible in larger device size ([7]).  
Narrow-channel effect becomes significant when the 
channel width is of the same order of magnitude as the 
thickness of the depletion region under the gate oxide. For 
MOSFET’s with non-recessed oxide-isolation structures, a 
decrease of the channel width (W) leads to a VTH increase. In 
fact for W large, the additional inversion layers charge at the 
edge of the channel (QCHW) is negligible, while for narrow W, 
QCHW becomes important and results in increasing VTH (see 
Fig. 6). 
When short channel effects (SCE) occur the depletion 
region under the gates includes all the charge from source to 
drain (Fig. 7). At source and drain, a part of the charge (QCHL) 
is due to the depletion region and then it has not to be 
generated by the gate voltage. This results in a VTH reduction. 
This sitaution is increased by the drain voltage movement, 
which can further reduce VTH (this is the Drain-Induced 
Barrier Lowering effect – DIBL). This VTH reduction could 
reach very low VTH values. To avoid this situation, some 
additional technological steps (typically a modified doping 
profile at the channel edges, like HALO) are introduced to 
maintain a certain VTH value. In this situation the channel 
lenght reduction results in a larger VTH value. 
 
Fig. 6 - Depletion layer under the gate at narrow channel effect 
 
Fig. 7 - Depletion layer under the gate at short channel effect. 
3) Layout design 
The device size shrinking in scaled technologies allows a 
strong reduction of the overall die size. In this situation other 
dimensions limit the die size reduction. One of the most 
critical limitations appeared to be the LOCOS size, which is 
the technology step used to separate two different active 
areas. The cross section of the LOCOS is shown in Fig. 8, 
where the "bird's beak" is an evident limitation of its size 
reduction. For this reason in order to reduce the separation 
space between two active areas, a different technology step 
has been adopted. This is the shallow trench isolation (STI), 
whose cross section is shown in Fig. 9 ([8], [9]). This process 
step, which consists of an oxide deposition into a trench, 
achieves a completely abrupt transition between the active 
area and the isolation. In a simplified description, this abrupt 
transition applies a mechanical stress to the active area edge 
that increases VTH (in some simulation tools the STI effects is 
taken into account as a mobility variation). 
Fig. 10 shows the STI effects for different layout design. 
Case (a) refers to the single device layout, where the 
mechanical pressure is applied to both device edges. This 
means that VTH0 is the maximum value for the threshold 
voltage. In case (b), in both devices an edge is immune from 
STI pressure and then VTH1 is lower than VTH0. Finally in case 
(c), the external devices feature a threshold voltage given by 
VTH1, while the internal devices appear immune from STI and 
the threshold voltage VTH2 is lower than VTH1 and VTH0. Notice 
that the STI effects is often dominant with respect to the 
narrow channel effect previously described and then for 
narrower gate size VTH tends to decrease 
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Fig. 8 - Isolation using LOCOS process. 
 





Fig. 10 – STI effects for different layout designs 
As the STI effects can be evaluated only for a given layout 
design, the schematic simulations have to be deeply re-
evaluated after design layout, and only post-layout 
simulations can validate an analog design. 
 
Fig. 11  - MOS output characteristics in a 65nm technology 
D. DC-Gain Reduction 
Analog signal processing is often based on circuits 
embedding opamp. An opamp key parameter is the dc-gain, 
which depends on the MOS device intrinsic gain (i.e. the 
gm/gds). Technology scaling introduces a gm increase. However 
this is worsened by a stronger gds increase, which results in a 
lower intrinsic gain (see Table I). The gds increase can be see 
in Fig. 11 that shows the output characteristics of MOS 
devices of different L in a 65nm technology. The slope of 
these curves corresponds to the 1/gds. This strong reduction 
of the intrinsic gain forces the development of improved 
opamp structures to achieve a sufficiently large dc-gain. 
E. Velocity saturation 
With scaling technology, the electric field across the 
channel increases and the carriers in the channel have an 
increased velocity. However at high fields there is no longer a 
linear relation between the electric field and the velocity as 
the velocity gradually saturates reaching the saturation 
velocity (vsat), which increases the transit time of carriers 
through the channel. At low electric field (!), the velocity (v) 
increases proportionally to !: 








Fig. 12 - Velocity Saturation for large (a) and for small length (b). 
For high electric field (i.e. small L) the velocity saturates to 
vsat ("10
5 m/s). The main consequence is that the current 
depends linearly with (VGS–VTH) and, then, transconductance 
saturate to gmsat: 
Eq. 10 
  





! VGS "VTH( )
#W $Cox $ vsat  
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III. SCALTECH ANALOG DESIGN 
A. ScalTech at transistor level 
The reduced “free” space (VDD–VTH) allowed in scaled 
technology forces to consider different MOS operation 
conditions where the VTH “cost” has not to be fully “paid”. 
This is the case of operating MOS devices in sub-threshold 
region (VGS!<VTH). In this condition MOS device presents the 
advantage of the minimum overdrive, small gate capacitance, 
large gm/ID and large voltage gain (the gain is typically 25%-
30% higher than the gain in saturation region). On the 
counterpart it suffers of larger drain current mismatch (input 
offset), large output noise current for a given ID, low speed. In 
fact the mismatch AVT parameter for the device in sub-
threshold is typically three times higher than the value in 
saturation region [5]. This means that when the offset is 
critical, sub-threshold devices need some offset 
compensations scheme, while when offset can be tolerated 
they can fully exploited (like in band-pass sigma-delta 
modulators). Finally, nonetheless the sub-threshold devices 
exhibit a lower speed, this is compensated by the higher speed 
of the scaled technology and then they can be used in typical 
analog baseband applications. 
B. ScalTech at circuit level 
The use of scaled technology in analog design needs some 
new developments. This has to be introduced for any 
functional block. In the following the case of the basic analog 
switch, of the opamp, and of analog filters are discussed. 
1) Analog Switch 
A critical problem in designing analog sampled-data 
systems (like SC circuits, ADC, etc…) operating at low-
voltage supply is the implementation of a MOS switch. Using 
a NMOS switch as a sampling switch in the T/H circuit has 
main issue of input-dependent finite ON-resistance given by: 
Eq. 12 










Since VGS=(VDD–Vin), for W/L given, RON is signal dependent 
and results to be more resistive (performing lower bandwidth) 
at low supply voltage. This problem is more critical when VDD 
decreases as in scaled technologies. A popular solution is the 
use of a “bootstrapped” switch, whose functional and circuit 
scheme is shown in Fig. 13. Fig. 13-(b) shows that during the 
on-state the gate-to-channel voltage is kept constant, 
guaranteeing constant switch conductance. This is done by 
connecting a capacitance (precharged at VDD during the off-
state) between the gate and source terminals of the main 
switch ([10]). As a results the switch during the on-state 
operates with a constant VGS, i.e. with a constant on-resistance, 
as shown in Fig. 14. Several circuit implementation of the 
conceptual scheme of Fig. 13-(b) are present in literature. One 
of most popular of them is shown in Fig. 13-(c) whose 
complexity indicates the increased cost of this solution (in 
terms of area, power consumption, additional load for the 








Fig. 13 - Bootstrapped Switch: (a-b) conceptual scheme, (c) circuit 
implementation. 
 
Fig. 14 -  Gate voltage VDD boosted. 
2) Operation Amplifier 
The design of an opamp in scaled technologies has to face 
several problems. Among them the most critical ones regards 
the bias point and the fequency response. 
Regarding the bias point, the differential pair of Fig. 15 has 





Fig. 15 - Differential input pair 
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At low voltage it is mandatory to maximize the dynamic 
range, so a rail-to-rail output signal has to be processed with 
large linearity. To maximize the voltage swing the input and 




Vi_ DC =Vo_ DC =VDD min / 2  




Vi_ DC =VDD min / 2!VGS !VDSsat =VDD min !VTH ! 2 "Vov  
As a consequence, 
  
VDD min is given by   
Eq. 15 
  
VDD min = 2 !VTH + 4 !Vov  
This value can be quite large and in some cases disable the 
use of standard opamp topologies. 
Regarding the frequency response, the dc-gain of a CMOS 
opamp is lowering with technology scaling, due to the 
reduced intrinsic gain. In addition, due to the lower supply 
voltage, high-gain stacked-device structures like cascode 
cannot be used. Thus opamps in scaled technologies uses 
multistage structure, where each stage introduces a pole in the 
overall frequency response. This means that an opamp 
typically presents several gain stages and then several poles. 
Then the frequency response compensation becomes 
fundamental. Several compensation schemes can be exploited 
which are based on capacitive feedback and/or 
transconductance feedforward ([11], [12]). These multistage 
opamp compensation topologies have to be compared in terms 
of ac-performances (gain, bandwidth, phase margin), load 
driving capability, power consumption, complexity and 
occupied area (since compensation capacitor is not scaling 
with technology).  
An example of the combination of this technique is given by 
the three-stage opamp shown in Fig. 15 ([13]). The 
compensation scheme uses a Single-Miller capacitor Feed-
Forward Compensation (SMFFC). It uses a transconductance 
feed-forward path to provide a left-half-plane (LHP) zero to 
compensate the second pole (first non-dominant pole). 
 
Fig. 16 - Structure of the three-stage SMFFC amplifier 
The compensation scheme is also shown in Fig. 17. In this 
scheme, together with the differential mode architecture the 
Common-mode feedback Circuit (CMFB) is shown. In fact, 
the feedforward paths, used for the differential mode 
compensation, are not effective for the CMFB compensation. 
A critical point in low-voltage multistage opamp is then also 
the frequency compensation of the CMFB loop. In the scheme 
of Fig. 17, a feedforward path in the feedback loop is 
introduces by the “D” stage which is effective only for 
common-mode signals. Table III summarizes the achieved 
performance with this opamp. 
 
Fig. 17 - Structure of three-stage SMFFC amplifier with the CM-control. 
Table III – MULTISTAGE OPAMP PERFORMANCE SUMMARY  
 
C. Analog Filters 
Continuous-time analog filters are typically implemented 
using Gm-C, Active-RC or Active-Gm-RC topologies. The 
Active-RC and the Active-Gm-RC architectures exhibit a 
feedback structure and then they could presents a frequency 
response limitation (limited by the opamp GBW). However 
they can perform large linear range [16]. On the other hand, 
open-loop filters (like Gm-C) appear attractive in terms of 
noise and power consumption minimization, but large 
overdrive voltage is needed in order to perform large linear 
range [17].  
At low supply voltage, while Active-RC and ActiveGm-RC 
can perform rail-to-rail signal processing capability, this is not 
the case of Gm-C filters, which results extremely inefficient 
in scaled technologies. As a consequence, closed-loop circuits 
(like Active-RC and Active- Gm-RC) have then to be 
considered. Among them, thanks to the single opamp 
topology, the multi-path Active-RC cell of Fig. 18 allows 
reducing the power consumption if compared to the typical 
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two-opamp biquadratic cell [18]. However, the frequency 
response of this cell is affected by the opamp GBW which 
could be reduced when high-gain multi-stage opamp 
structures (with compensation schemes reducing the GBW) 
are used. In a robust design the opamp GBW has to be 50-to-
100 higher than the filter pole frequency. This problem can be 
solved by the correspondent Active-Gm-RC structure of Fig. 
19, where the opamp frequency response is taken into account 
in the overall filter frequency response . In this way the 
opamp GBW can be only 2-to-3 times higher than the filter 
pole frequency. This is much less demanding than the 
















Fig. 19 - Active-Gm-RC cell 
 
Fig. 20. Active-Gm -RC cell with I-CMFB  
Another key problem of both Active-RC and Active-Gm-RC 
(and any virtual ground based structure) is the bias voltages to 
be applied at the filter and opamp input and output nodes. The 
typical approach is to bias input and output nodes at the same 
voltage level. This however occurs in the bias problem as 
shown for the differential input stage (that is at the input of 
the opamp). This point can be solved with the scheme of  Fig. 
20, where two current sources (MB1-MB2) connected at the 
opamp input nodes sinks a taget current in order to bias the 
opamp input nodes at a voltage lower than the opamp output 
nodes. This is done by means of the Input-CMFB that reduces 
VDDmin because it forces Voa_DC to a value lower than VDD/2, 
while maintaining Vi_DC=Vo_DC=VDDmin/2. The opamp input 
node voltage Voa_DC is given by: 







Using this structure has been possible to design a 0.55V 
analog filter in a 65nm technology, performing rail-to rail 
input and output swing. 
Table IV – 4TH-ORDER 65NM FILTER PERFORMANCE SUMMARY  
 
IV. CONCLUSION 
In this paper an overview of the challenges imposed by the 
use of scaled technologies in the analog circuit design is 
presented. In particular, intrinsic gain decreasing, VDD-VTH 
reduction and lower supply voltage pushed analog designers 
to develop new circuit solutions for the analog functional 
blocks. The case of analog switch, opamp and Active-RC 
filters is here studied to demonstrate that it is possible to 
develop new circuit solutions in order to guarantee the same 
analog performance also in scaled technologies. 
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